

## Wireless Components

ASK/FSK Single Conversion Receiver
TDA 5210 Version 3.0

Specification May 2001

| Revision History |  |  |
| :---: | :---: | :---: |
| Current Version: 3.0 as of 18.05 .01 |  |  |
| Previous Version: 2.4, Dec. 2000 |  |  |
| Page (in previous Version) | Page(s) (in current Version) | Subjects (major changes since last revision) |
| Product Info, 2-2 | Product Info, 2-2 | typ. supply current changed |
| 3-12 | 3-12 | Sec. 3.4.8: max. datarate changed, Sec. 3.4.9: max. output current changed |
| 4-4 | 4-4 | value of a changed to 1.414 |
| 4-8 | 4-8 | FSK demodulator gain changed to $140 \mu \mathrm{~V} / \mathrm{kHz}$ |
| 4-13 | 4-13 | value for C 2 changed to 22 nF according to bill of materials, $\tau_{2}$ and $\mathrm{T}_{2}$ changed |
| 5-3 | 5-3 | min. supply current limits added, max. limits changed |
| 5-4 | 5-4 | supply current max. limit changed, min. limit added |
| 5-5 | 5-5 | $N F_{\text {LNA }}$ specification removed |
| 5-6 | 5-6 | 3VOUT min. \& max. limits changed, TAGC typ. \& max. values changed, IFO: $\mathrm{NF}_{\text {mix }}$ and RF/IF isolation removed |
| 5-7 | 5-7 | Section "SLICER" reworked, max. datarate at given load capacitance quoted, high output voltage limits changed, precharge current: min., max. limits changed, PDO load and leakage currents limits and typ. values changed, |
| 5-8 | 5-8 | FSK demodulation gain min. limit changed |
| 5-9 | 5-9 | PDWN-current max. limit changed, supply currents min. limits added, max. limits changed, 3VOUT min. \& max. limits changed, I IAGC_out limits changed |
| 5-10 | 5-10 | Section "SLICER" reworked, max. datarate at given load capacitance quoted, high output voltage limits changed, precharge current: min., max. limits changed, PDO output voltage removed |
| 5-15 | 5-15 | C18 value changed |


 2, SICOFI ${ }^{\oplus}-4$, SICOF ${ }^{\oplus}-4 \mu \mathrm{C}$, SLICOFI ${ }^{\oplus}$ are registered trademarks of Infineon Technologies AG.
ACE $^{T m}$, ASM $^{\text {mw }}$, ASP $^{T m}$, POTSWIRE $^{T m}$, QuadFALC $^{T m}$, SCOUT $^{\text {Tm }}$ are trademarks of Infineon Technologies AG.

## Edition 05.01

Published by Infineon Technologies AG,
Balanstraße 73,
81541 München
© Infineon Technologies AG May 2001.
All Rights Reserved.

## Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.
The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.
Infineon Technologies AG is an approved CECC manufacturer.

## Packing

Please use the recycling operators known to you. We can also help you - get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.
For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.
Components used in life-support devices or systems must be expressly authorized for such purpose!
Critical components ${ }^{1}$ of the Infineon Technologies AG, may only be used in life-support devices or systems ${ }^{2}$ with the express written approval of the Infineon Technologies AG.
1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that lifesupport device or system, or to affect its safety or effectiveness of that device or system.
2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

## Product Info

General Description The IC is a very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for the frequency bands 810 to 870 MHz and 400 to 440 MHz that is pin compatible with the ASK Receiver TDA5200. The IC offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a PLL FSK demodulator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.

## Package



- Selectable frequency ranges 810870 MHz and $400-440 \mathrm{MHz}$
- Limiter with RSSI generation, operating at 10.7 MHz
- Selectable reference frequency
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold

■ FSK sensitivity $<-100 \mathrm{dBm}$

- Alarm Systems
- Low Bitrate Communication Systems

|  |  |  |
| :--- | :--- | :--- |
| Type | Ordering Code | Package |
| TDA 5210 | Q67037-A1100 | P-TSSOP-28-1 |
| samples available on tape and reel |  |  |

## Table of Contents

1 Table of Contents ..... i
2 Product Description ..... 1
2.1 Overview ..... 2
2.2 Application ..... 2
2.3 Features ..... 2
2.4 Package Outlines ..... 3
3 Functional Description ..... 1
3.1 Pin Configuration ..... 2
3.2 Pin Definition and Function ..... 3
3.3 Functional Block Diagram ..... 9
3.4 Functional Blocks ..... 9
3.4.1 Low Noise Amplifier (LNA) ..... 9
3.4.2 Mixer ..... 10
3.4.3 PLL Synthesizer ..... 10
3.4.4 Crystal Oscillator ..... 11
3.4.5 Limiter ..... 11
3.4.6 FSK Demodulator ..... 11
3.4.7 Data Filter ..... 12
3.4.8 Data Slicer ..... 12
3.4.9 Peak Detector. ..... 12
3.4.10 Bandgap Reference Circuitry ..... 13
4 Applications ..... 1
4.1 Choice of LNA Threshold Voltage and Time Constant ..... 2
4.2 Data Filter Design ..... 4
4.3 Quartz Load Capacitance Calculation ..... 5
4.4 Quartz Frequency Calculation ..... 6
4.5 Data Slicer Threshold Generation ..... 7
4.6 ASK/FSK Switch Functional Description ..... 8
4.6.1 FSK Mode ..... 8
4.6.2 ASK Mode ..... 10
4.7 Principle of the Precharge Circuit ..... 11
5 Reference ..... 1
5.1 Electrical Data ..... 2
5.1.2 Operating Range ..... 3
5.1.3 AC/DC Characteristics at $\mathrm{TAMB}=25^{\circ} \mathrm{C}$ ..... 4
5.1.4 AC/DC Characteristics at TAMB $=-40$ to $105^{\circ} \mathrm{C}$ ..... 9
5.2 Test Circuit ..... 12
5.3 Test Board Layouts ..... 13
5.4 Bill of Materials ..... 15

## Product Description

Contents of this Chapter
2.1 Overview ..... 2-2
2.2 Application ..... 2-2
2.3 Features ..... 2-2
2.4 Package Outlines ..... 2-3

### 2.1 Overview


#### Abstract

The IC is a very low power consumption single chip FSK/ASK Superheterodyne Receiver (SHR) for the frequency bands 810 to 870 MHz and 400 to 440 MHz that is pin compatible with the ASK Receiver TDA5200. The IC offers a high level of integration and needs only a few external components. The device contains a low noise amplifier (LNA), a double balanced mixer, a fully integrated VCO, a PLL synthesiser, a crystal oscillator, a limiter with RSSI generator, a PLL FSK demodulator, a data filter, a data comparator (slicer) and a peak detector. Additionally there is a power down feature to save battery life.


### 2.2 Application

```
- Keyless Entry Systems
- Remote Control Systems
- Alarm Systems
- Low Bitrate Communication Systems
```


### 2.3 Features

■ Low supply current (at $868 \mathrm{MHz}_{\mathrm{S}}=5.9 \mathrm{~mA}$ typ. FSK mode, 5.2 mA typ. ASK mode)

- Supply voltage range $5 \mathrm{~V} \pm 10 \%$
- Power down mode with very low supply current (50nA typ)
- FSK and ASK demodulation capability
- Fully integrated VCO and PLL Synthesiser
- RF input sensitivity ASK <-107dBm
- RF input sensitivity $\mathrm{FSK}<-100 \mathrm{dBm}$
- Selectable frequency ranges $810-870 \mathrm{MHz}$ and $400-440 \mathrm{MHz}$
- Selectable reference frequency
- Limiter with RSSI generation, operating at 10.7 MHz
- 2nd order low pass data filter with external capacitors
- Data slicer with self-adjusting threshold


### 2.4 Package Outlines



Index Marking

1) Does not include plastic or metal protrusion of 0.15 max. per side 2) Does not include dambar protrusion

Figure 2-1 $\quad$ P-TSSOP-28-1 package outlines

## 3 Functional Description

Contents of this Chapter
3.1 Pin Configuration ..... 3-2
3.2 Pin Definition and Function ..... 3-3
3.3 Functional Block Diagram ..... 3-9
3.4 Functional Blocks ..... 3-9

### 3.1 Pin Configuration



Pin_Configuration_5210.wmf
Figure 3-1 IC Pin Configuration

### 3.2 Pin Definition and Function

In the subsequent table the internal circuits connected to the pins of the device are shown. ESD-protection circuits are omitted to ease reading.

| Pin No. | Symbol | Equivalent I/O-Schematic | Function |
| :---: | :---: | :---: | :---: |
| 1 | CRST1 |  | External Crystal Connector 1 |
| 2 | VCC |  | 5V Supply |
| 3 | LNI |  | LNA Input |

Functional Description


Functional Description


Functional Description




### 3.3 Functional Block Diagram



Figure 3-2 Main Block Diagram

### 3.4 Functional Blocks

### 3.4.1 Low Noise Amplifier (LNA)

The LNA is an on-chip cascode amplifier with a voltage gain of 15 to 20 dB . The gain figure is determined by the external matching networks situated ahead of LNA and between the LNA output LNO (Pin 6) and the Mixer Inputs MI and MIX (Pins 8 and 9 ). The noise figure of the LNA is approximately 3 dB , the current consumption is $500 \mu \mathrm{~A}$. The gain can be reduced by approximately 18 dB . The switching point of this AGC action can be determined externally by applying a threshold voltage at the THRES pin (Pin 23). This voltage is compared internally with the received signal (RSSI) level generated by the limiter circuitry. In case that the RSSI level is higher than the threshold voltage the LNA gain is reduced and vice versa. The threshold voltage can be generated by attaching a voltage divider between the 3VOUT pin (Pin 24) which provides a temperature stable 3 V output generated from the internal bandgap voltage and the THRES pin as described in Section 4.1. The time constant of the AGC action can be deter-
mined by connecting a capacitor to the TAGC pin (Pin 4) and should be chosen along with the appropriate threshold voltage according to the intended operating case and interference scenario to be expected during operation. The optimum choice of AGC time constant and the threshold voltage is described in Section 4.1.

### 3.4.2 Mixer

The Double Balanced Mixer downconverts the input frequency (RF) in the range of $400-440 \mathrm{MHz} / 810-870 \mathrm{MHz}$ to the intermediate frequency (IF) at 10.7 MHz with a voltage gain of approximately 21 dB by utilising either high- or low-side injection of the local oscillator signal. In case the mixer is interfaced only single-ended, the unused mixer input has to be tied to ground via a capacitor. The mixer is followed by a low pass filter with a corner frequency of 20 MHz in order to suppress RF signals to appear at the IF output (IFO pin). The IF output is internally consisting of an emitter follower that has a source impedance of approximately $330 \Omega$ to facilitate interfacing the pin directly to a standard 10.7 MHz ceramic filter without additional matching circuitry.

### 3.4.3 PLL Synthesizer

The Phase Locked Loop synthesiser consists of a VCO, an asynchronous divider chain, a phase detector with charge pump and a loop filter and is fully implemented on-chip. The VCO is including on-chip spiral inductors and varactor diodes. It's nominal centre frequency is 840 MHz , the operating range guaranteed over the temperature range specified is 820 to 860 MHz . Depending on whether high- or low-side injection of the local oscillator is used the receive frequency ranges are 810 to 840 and 840 to 870 MHz or 400 to 420 and 420 to 440 MHz (see also Section 4.4). No additional external components are necessary.
The oscillator signal is fed both to the synthesiser divider chain and to the downconverting mixer. In case of operation in the 400 to 440 MHz range, the signal is divided by two before it is fed to the mixer. This is controlled by the selection pin FSEL (Pin 11) as described in the following table. The overall division ratio of the divider chain can be selected to be either 128 or 64 , depending on the frequency of the reference oscillator quartz (see below and Section 4.4). The loop filter is also realised fully on-chip.

Table 3-2 FSEL. Pin Operating States

| FSEL | RF Frequency |
| :--- | :---: |
| Open | $400-440 \mathrm{MHz}$ |
| Shorted to ground | $810-870 \mathrm{MHz}$ |

### 3.4.4 Crystal Oscillator

The on-chip crystal oscillator circuitry allows for utilisation of quartzes both in the 6 and 13 MHz range as the overall division ratio of the PLL can be switched between 64 and 128 via the CSEL (Pin 16) pin according to the following table.

Table 3-3 CSEL Pin Operating States

| CSEL | Crystal Frequency |
| :--- | :---: |
| Open | $6 . \times x \mathrm{MHz}$ |
| Shorted to ground | $13 . x x \mathrm{MHz}$ |

The calculation of the value of the necessary quartz load capacitance is shown in Section 4.3, the quartz frequency calculation is explained in Section 4.4.

### 3.4.5 Limiter

The Limiter is an AC coupled multistage amplifier with a cumulative gain of approximately 80 dB that has a bandpass-characteristic centred around 10.7 MHz. It has a typical input impedance of $330 \Omega$ to allow for easy interfacing to a 10.7 MHz ceramic IF filter. The limiter circuit also acts as a Receive Signal Strength Indicator (RSSI) generator which produces a DC voltage that is directly proportional to the input signal level as can be seen in Figure 4-2. This signal is used to demodulate ASK-modulated receive signals in the subsequent baseband circuitry. The RSSI output is applied to the modulation format switch, to the Peak Detector input and to the AGC circuitry.

In order to demodulate ASK signals the MSEL pin has to be left open as described in the next chapter.

### 3.4.6 FSK Demodulator

To demodulate frequency shift keyed (FSK) signals a PLL circuit is used that is contained fully on chip. The Limiter output differential signal is fed to the linear phase detector as is the output of the 10.7 MHz center frequency VCO. The demodulator gain is typically $140 \mu \mathrm{~V} / \mathrm{kHz}$. The passive loop filter output that is comprised fully on chip is fed to both the VCO and the modulation format switch described in more detail below. This signal is representing the demodulated signal with high frequencies applied to the demodulator demodulated to logic ones and low frequencies demodulated to logic zeroes. Please note that due to this behaviour a sign inversion of the data occurs in case of high-side injection of the local oscillator at receive frequencies below 840 or 420 MHz , respectively. See also .

The modulation format switch is actually a switchable amplifier with an AC gain of 11 that is controlled by the MSEL pin (Pin 15) as shown in the following table. This gain was chosen to facilitate detection in the subsequent circuits. The DC
gain is 1 in order not to saturate the subsequent Data Filter wih the DC offset produced by the demodulator in case of large frequency offsets of the IF signal. The resulting frequency characteristic and details on the principle of operation of the switch are described in Section 4.6.

| Table 3-4 MSEL Pin Operating States |  |
| :--- | :---: |
| MSEL | Modulation Format |
| Open | ASK |
| Shorted to ground | FSK |

The demodulator circuit is switched off in case of reception of ASK signals.

### 3.4.7 Data Filter

The data filter comprises an OP-Amp with a bandwidth of 100 kHz used as a voltage follower and two $100 \mathrm{k} \Omega$ on-chip resistors. Along with two external capacitors a 2nd order Sallen-Key low pass filter is formed. The selection of the capacitor values is described in Section 4.2.

### 3.4.8 Data Slicer

The data slicer is a fast comparator with a bandwidth of 100 kHz . This allows for a maximum receive data rate of up to 100 kBaud . The maximum achievable data rate also depends on the IF Filter bandwidth and the local oscillator tolerance values. Both inputs are accessible. The output delivers a digital data signal (CMOS-like levels) for sbsequent circuits. The self-adjusting threshold on pin 20 its generated by RC-term or peak detector depending on the baseband coding scheme. The data slicer threshold generation alternatives are described in more detail in Section 4.5.

### 3.4.9 Peak Detector

The peak detector generates a DC voltage which is proportional to the peak value of the receive data signal. An external RC network is necessary. The input is connected to the output of the RSSI-output of the Limiter, the output is connected to the PDO pin (Pin 26 ). This output can be used as an indicator for the received signal strength to use in wake-up circuits and as a reference for the data slicer in ASK mode. The maximum output current is typically $950 \mu \mathrm{~A}$, the discharge current is lower than $2 \mu \mathrm{~A}$. Note that the RSSI level is also output in case of FSK mode.

### 3.4.10 Bandgap Reference Circuitry

A Bandgap Reference Circuit provides a temperature stable reference voltage for the device. A power down mode is available to switch off all subcircuits which is controlled by the PWDN pin (Pin 27) as shown in the following table. The supply current drawn in this case is typically 50nA.

## Table 3-5 PDWN Pin Operating States

| PDWN | Operating State |
| :--- | :---: |
| Open or tied to ground | Powerdown Mode |
| Tied to Vs | Receiver On |

## 4 <br> Applications

Contents of this Chapter
4.1 Choice of LNA Threshold Voltage and Time Constant ..... 4-2
4.2 Data Filter Design ..... 4-4
4.3 Quartz Load Capacitance Calculation ..... 4-5
4.4 Quartz Frequency Calculation ..... 4-6
4.5 Data Slicer Threshold Generation ..... 4-7
4.6 ASK/FSK Switch Functional Description ..... 4-8
4.7 Principle of the Precharge Circuit ..... 4-11

### 4.1 Choice of LNA Threshold Voltage and Time Constant

In the following figure the internal circuitry of the LNA automatic gain control is shown.


LNA_autom.wmf
Figure 4-1 LNA Automatic Gain Control Circuitry

The LNA automatic gain control circuitry consists of an operational transimpedance amplifier that is used to compare the received signal strength signal (RSSI) generated by the Limiter with an externally provided threshold voltage $U_{\text {thres. }}$. As shown in the following figure the threshold voltage can have any value between approximately 0.8 and 2.8 V to provide a switching point within the receive signal dynamic range.
This voltage $U_{\text {thres }}$ is applied to the THRES pin (Pin 23) The threshold voltage can be generated by attaching a voltage divider between the 3VOUT pin (Pin 24) which provides a temperature stable $3 V$ output generated from the internal bandgap voltage and the THRES pin. If the RSSI level generated by the Limiter is higher than $U_{\text {thres }}$, the OTA generates a positive current $I_{\text {load }}$. This yields a voltage rise on the TAGC pin (Pin 4). Otherwise, the OTA generates a negative current. These currents do not have the same values in order to achieve a fast-attack and slow-release action of the AGC and are used to charge an external capacitor which finally generates the LNA gain control voltage.


RSSI-AGC.wmf
Figure 4-2 RSSI Level and Permissive AGC Threshold Levels
The switching point should be chosen according to the intended operating scenario. The determination of the optimum point is described in the accompanying Application Note, a threshold voltage level of 1.8 V is apparently a viable choice. It should be noted that the output of the 3VOUT pin is capable of driving up to $50 \mu \mathrm{~A}$, but that the THRES pin input current is only in the region of 40 nA . As the current drawn out of the 3VOUT pin is directly related to the receiver power consumption, the power divider resistors should have high impedance values. The sum of R1 and R2 has to be $600 \mathrm{k} \Omega$ in order to yield 3 V at the 3VOUT pin. R1 can thus be chosen as $240 \mathrm{k} \Omega$, R2 as $360 \mathrm{k} \Omega$ to yield an overall 3VOUT output current of $5 \mu \mathrm{~A}^{1}$ and a threshold voltage of 1.8 V
Note: If the LNA gain shall be kept in either high or low gain mode this has to be accomplished by tying the THRES pin to a fixed voltage. In order to achieve high gain mode operation, a voltage higher than 2.8 V shall be applied to the THRES pin, such as a short to the 3VOLT pin. In order to achieve low gain mode operation a voltage lower than 0.7 V shall be applied to the THRES, such as a short to ground.
As stated above the capacitor connected to the TAGC pin is generating the gain control voltage of the LNA due to the charging and discharging currents of the OTA and thus is also responsible for the AGC time constant. As the charging and discharging currents are not equal two different time constants will result. The time constant corresponding to the charging process of the capacitor shall be chosen according to the data rate. According to measurements performed at Infineon the capacitor value should be greater than 47 nF .

1. note the $20 \mathrm{k} \Omega$ resistor in series with the 3.1 V internal voltage source

### 4.2 Data Filter Design

Utilising the on-board voltage follower and the two $100 \mathrm{k} \Omega$ on-chip resistors a 2nd order Sallen-Key low pass data filter can be constructed by adding 2 external capacitors between pins 19 (SLP) and 22 (FFB) and to pin 21 (OPP) as depicted in the following figure and described in the following formulas ${ }^{1}$.


Filter_Design.wmf
Figure 4-3 Data Filter Design
(1)(2)

$$
\mathrm{C} 1=\frac{2 \mathrm{Q} \sqrt{\mathrm{~b}}}{{\mathrm{R} 2 \Pi f_{3 \mathrm{~dB}}}^{\mathrm{C}} 2=\frac{\sqrt{\mathrm{b}}}{4 \mathrm{QR} \mathrm{\Pi f}_{3 \mathrm{~dB}}}, ~}
$$

with

$$
\mathrm{Q}=\frac{\sqrt{b}}{\mathrm{a}} \quad \text { (3)the quality factor of the poles }
$$

where
in case of $a$ Bessel filter $a=1.3617, b=0.618$
and thus $Q=0.577$
and in case of $a$ Butterworth filter $a=1.414, b=1$
and thus $\mathrm{Q}=0.71$

Example: Butterworth filter with $\mathrm{f}_{3 \mathrm{~dB}}=5 \mathrm{kHz}$ and $\mathrm{R}=100 \mathrm{k} \Omega$ :
$\mathrm{C}_{1}=450 \mathrm{pF}, \mathrm{C}_{2}=225 \mathrm{pF}$

1. taken from Tietze/Schenk: Halbleiterschaltungstechnik, Springer Berlin, 1999

### 4.3 Quartz Load Capacitance Calculation

The value of the capacitor necessary to achieve that the quartz oscillator is operating at the intended frequency is determined by the reactive part of the negative resistance of the oscillator circuit as shown in Section 5.1.3 and by the quartz specifications given by the quartz manufacturer.


Quartz_load.wmf
Figure 4-4 Determination of Series Capacitance Value for the Quartz Oscillator

Crystal specified with load capacitance

$$
C_{S}=\frac{1}{\frac{1}{C_{l}}+2 \pi f X_{L}}
$$

with $C_{\mid}$the load capacitance (refer to the quartz crystal specification).

Examples:
$6.7 \mathrm{MHz}: \mathrm{C}_{\mathrm{L}}=12 \mathrm{pFX} \mathrm{X}_{\mathrm{L}}=695 \Omega \mathrm{C}_{\mathrm{S}}=8.9 \mathrm{pF}$
$13.4 \mathrm{MHz}: \mathrm{C}_{\mathrm{L}}=12 \mathrm{pFX} \mathrm{X}_{\mathrm{L}}=1010 \Omega \mathrm{C}_{\mathrm{S}}=5.9 \mathrm{pF}$

These values may be obtained in high accuracy by putting two capacitors in series to the quartz, such as 22 pF and 15 pF in the 6.7 MHz case and 22 pF and 8.2 pF in the 13.4 MHz case.

### 4.4 Quartz Frequency Calculation

As described in Section 3.4.3 the operating range of the on-chip VCO is 820 to 860 MHz with a nominal center frequency of 840 MHz . This signal is divided by 2 before applied to the mixer in case of operation at 434 MHz . This local oscillator signal can be used to downconvert the RF signals both with high- or lowside injection at the mixer. The resulting receive frequency ranges then extend between 810 and 870 MHz or between 400 and 440 MHz . Low-side injection of the local oscillator has to be used for receive frequencies between 840 and 870 MHz as well as high-side injection for receive frequencies below 840 MHz . Corresponding to that in the 400 MHz region low-side injection is applicable for receive frequencies above 420 MHz , high-side injection below this frequency. Therefore for operation both in the 868 and the 434 MHz ISM bands low-side injection of the local oscillator has to be used. Then the local oscillator frequency is calculated by subtracting the IF frequency ( 10.7 MHz ) from the RF frequency ( 434 or 868 MHz ). Please note that no sign-inversion occurs in case of reception and demodulation of FSK-modulated signals.
The overall division ratios in the PLL are 64 or 128 in case of operation at 868 MHz or 32 and 64 in case of operation at 434 MHz , depending on the crystal frequency used as shown below. The quartz frequency in case of low-side injection may be calculated by using the following formula:

|  | $f_{\mathrm{QU}}=\left(f_{\mathrm{RF}}-10.7\right) / r$ |  |
| :--- | :--- | :--- |
| with | $f_{\mathrm{RF}}$ | receive frequency |
|  | $f_{\mathrm{LO}}$ | local oscillator (PLL) frequency $\left(f_{\mathrm{RF}}-10.7\right)$ |
|  | $f_{\mathrm{QU}}$ | quartz oscillator frequency |
| $r$ | ratio of local oscillator (PLL) frequency <br> shown in the subsequent table |  |
|  |  | CSEL |

$$
\begin{aligned}
& f_{\mathrm{QU}}=(868.4 \mathrm{MHz}-10.7 \mathrm{MHz}) / 64=13.40156 \mathrm{MHz} \\
& f_{\mathrm{QU}}=(868.4 \mathrm{MHz}-10.7 \mathrm{MHz}) / 128=6.7008 \mathrm{MHz} \\
& f_{\mathrm{QU}}=(434.2 \mathrm{MHz}-10.7 \mathrm{MHz}) / 32=13.23437 \mathrm{MHz} \\
& f_{\mathrm{QU}}=(434.2 \mathrm{MHz}-10.7 \mathrm{MHz}) / 64=6.6172 \mathrm{MHz}
\end{aligned}
$$

### 4.5 Data Slicer Threshold Generation

The threshold of the data slicer can be generated using an external R-C integrator as shown in Figure 4-5. The cut-off frequency of the R-C integrator has to be lower than the lowest frequency appearing in the data signal. In order to keep distortion low, the minimum value for R is $20 \mathrm{k} \Omega$.


Data_slice1.wmf
Figure 4-5 Data Slicer Threshold Generation with External R-C Integrator
In case of ASK operation another possibility for threshold generation is to use the peak detector in connection with two resistors and one capacitor as shown in the following figure. The component values are depending on the coding scheme and the protocol used.


Data_slice2.wmf
Figure 4-6 Data Slicer Threshold Generation Utilising the Peak Detector

### 4.6 ASK/FSK Switch Functional Description

The TDA5210 is containing an ASK/FSK switch which can be controlled via Pin 15 (MSEL). This switch is actually consisting of 2 operational amplifiers that are having a gain of 1 in case of the ASK amplifier and a gain of 11 in case of the FSK amplifier in order to achieve an appropriate demodulation gain characteristic. In order to compensate for the DC-offset generated especially in case of the FSK PLL demodulator there is a feedback connection between the threshold voltage of the bit slicer comparator (Pin 20) to the negative input of the FSK switch amplifier. This is shown in the following figure.


Figure 4-7 ASK/FSK mode datapath

### 4.6.1 FSK Mode

The FSK datapath has a bandpass characterisitc due to the feedback shown above (highpass) and the data filter (lowpass). The lower cutoff frequency f 2 is determined by the external RC-combination. The upper cutoff frequency f 3 is determined by the data filter bandwidth.

The demodulation gain of the FSK PLL demodulator is $140 \mu \mathrm{~V} / \mathrm{kHz}$. This gain is increased by the gain $v$ of the FSK switch, which is 11 . Therefore the resulting dynamic gain of this circuit is $2 \mathrm{mV} / \mathrm{kHz}$ within the bandpass. The gain for the DC content of FSK signal remains at $140 \mu \mathrm{~V} / \mathrm{kHz}$. The cutoff frequencies of the bandpass have to be chosen such that the spectrum of the data signal is influenced in an acceptable amount.

In case that the user data is containing long sequences of logical zeroes the effect of the drift-off of the bit slicer threshold voltage can be lowered if the offset voltage inherent at the negative input of the slicer comparator (Pin20) is used. The comparator has no hysteresis built in.

This offset voltage is generated by the bias current of the negative input of the comparator (i.e. 20nA) running over the external resistor $R$. This voltage raises the voltage appearing at pin 20 (e.g. 1 mV with $R=100 \mathrm{k} \Omega$ ). In order to obtain benefit of this asymmetrical offset for the demodulation of long zeros the lower of the two FSK frequencies should be chosen in the transmitter as the zerosymbol frequency.

In the following figure the shape of the above mentioned bandpass is shown.


Figure 4-8 Frequency characterstic in case of FSK mode

The cutoff frequencies are calculated with the following formulas:

$$
\begin{gathered}
f_{1}=\frac{1}{2 \pi \frac{R \cdot 330 k \Omega}{R+330 k \Omega} \cdot C} \\
f_{2}=v \cdot f_{1}=11 \cdot f_{1}
\end{gathered}
$$

$$
f_{3}=f_{3 d B}
$$

$f_{3}$ is the 3 dB cutoff frequency of the data filter - see Section 4.2.

## Example:

$R=100 \mathrm{k} \Omega, \mathrm{C}=47 \mathrm{nF}$
This leads tof ${ }_{1}=44 \mathrm{Hzandf}_{2}=485 \mathrm{~Hz}$

### 4.6.2 ASK Mode

In case the receiver is operated in ASK mode the datapath frequency charactersitic is dominated by the data filter alone, thus it is lowpass shaped. The cutoff frequency is determined by the external capacitors C12 and C14 and the internal 100k resistors as described in Section 4.2

freq_ask.WMF
Figure 4-9 Frequency charcteristic in case of ASK mode

### 4.7 Principle of the Precharge Circuit

In case the data slicer threshold shall be generated with an external RC network as described in Section 4.5 it is necessary to use large values for the capacitor C attached to the SLN pin (pin 20) in order to achieve long time constants. This results also from the fact that the choice of the value for R connected between the SLP and SLN pins (pins 19 and 20) is limited by the $330 \mathrm{k} \Omega$ resistor appearing in parallel to $R$ as can be seen in Figure 4-7. Apart from this a resistor value of $100 \mathrm{k} \Omega$ leads to a voltage offset of 1 mv at the comparator input as described in Section 4.6.1. The resulting startup time constant $\tau_{1}$ can be calculated with:
$\tau_{1}=(\mathrm{R} / / 330 \mathrm{k} \Omega) \cdot \mathrm{C}$

In case $R$ is chosen to be $100 \mathrm{k} \Omega$ and C is chosen as 47 nF this leads to
$\tau_{1}=(100 \mathrm{k} \Omega / / 330 \mathrm{k} \Omega) \cdot 47 \mathrm{nF}=77 \mathrm{k} \Omega \cdot 47 \mathrm{nF}=3.6 \mathrm{~ms}$

When the device is turned on this time constant dominates the time necessary for the device to be able to demodulate data properly. In the powerdown mode the capacitor is only discharged by leakage currents.
In order to reduce the turn-on time in the presence of large values of $C$ a precharge circuit was included in the TDA5210 as shown in the following figure.

precharge.WMF
Figure 4-10 Principle of the precharge circuit

This circuit charges the capacitor $C$ with an inrush current $I_{\text {load }}$ of typically $220 \mu \mathrm{~A}$ for a duration of $T_{2}$ until the voltage $U_{c}$ appearing on the capacitor is equal to the voltage $U_{s}$ at the input of the data filter. This voltage is limited to 2.5 V . As soon as these voltages are equal or the duration $\mathrm{T}_{2}$ is exceeded the precharge circuit is disabled.
$\tau_{2}$ is the time constant of the charging process of $C$ which can be calculated as

$$
\tau_{2} \approx 20 \mathrm{k} \Omega \cdot \mathrm{C} 2
$$

as the sum of R1 and R2 is sufficiently large and thus can be neglected. T2 can then be calculated according to the following formula:

$$
T_{2}=\tau_{2} \ln \left(\frac{1}{1-\frac{2.4 V}{3 V}}\right) \approx \tau_{2} \cdot 1.6
$$

The voltage transient during the charging of C 2 is shown in the following figure:


Figure 4-11 Voltage appearing on C 2 during precharging process

The voltage appearing on the capacitor $C$ connected to pin 20 is shown in the following figure. It can be seen that due to the fact that it is charged by a constant current source it exhibits is a linear increase in voltage which is limited to $\mathrm{U}_{\mathrm{Smax}}=2.5 \mathrm{~V}$ which is also the approximate operating point of the data filter input. The time constant appearing in this case can be denoted as T3, which can be calculated with

$$
\mathrm{T} 3=\frac{\mathrm{U}_{\mathrm{Smax}} \cdot \mathrm{C}}{220 \mu \mathrm{~A}}=\frac{2.5 \mathrm{~V}}{220 \mu \mathrm{~A}} \cdot \mathrm{C}
$$



Figure 4-12 Voltage transient on capacitor C attached to pin 20

As an example the choice of $\mathrm{C} 2=22 \mathrm{nF}$ and $\mathrm{C}=47 \mathrm{nF}$ yields
$\tau_{2}=0.44 \mathrm{~ms}$
$\mathrm{T}_{2}=0.71 \mathrm{~ms}$
$\mathrm{T}_{3}=0.53 \mathrm{~ms}$

This means that in this case the inrush current could flow for a duration of 0.64 ms but stops already after 0.49 ms when the $\mathrm{U}_{\text {Smax }}$ limit has been reached. T3 should always be chosen to be shorter than T2.
It has to be noted finally that during the turn-on duration T 2 the overall device power consumption is increased by the $220 \mu \mathrm{~A}$ needed to charge C .

The precharge circuit may be disabled if C2 is not equipped. This yields a T2 close to zero. Note that the sum of R4 and R5 has to be $600 \mathrm{k} \Omega$ in order to produce 3 V at the THRES pin as this voltage is internally used also as the reference for the FSK demodulator.

## Reference

Contents of this Chapter
5.1 Electrical Data. ..... 5-2
5.2 Test Circuit ..... 5-12
5.3 Test Board Layouts ..... 5-13
5.4 Bill of Materials ..... 5-15

TDA 5210
preliminary

### 5.1 Electrical Data

### 5.1.1 Absolute Maximum Ratings



## WARNING

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

| \# | Parameter | Symbol | Limit Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |
| 1 | Supply Voltage | $\mathrm{V}_{\mathrm{s}}$ | -0.3 | 5.5 | V |  |
| 2 | Junction Temperature | $\mathrm{T}_{\mathrm{j}}$ | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| 3 | Storage Temperature | $\mathrm{T}_{\mathrm{s}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |  |
| 4 | Thermal Resistance | $\mathrm{R}_{\text {thJA }}$ |  | 114 | K/W |  |
| 5 | ESD integrity, all pins excl. Pins 1,3, 6, 28 ESD integrity Pins 1,3,6,28 | $\mathrm{V}_{\text {ESD }}$ |  | $\begin{gathered} +2 \\ +1.5 \end{gathered}$ | $\begin{aligned} & \text { kV } \\ & \text { kV } \end{aligned}$ | HBM according to MIL STD 883D, method 3015.7 |

TDA 5210

### 5.1.2 Operating Range

Within the operational range the IC operates as explained in the circuit description. The AC/DC characteristic limits are not guaranteed. Currents flowing into the device are denoted as positive currents and v.v.

Supply voltage: VCC $=4.5 \mathrm{~V}$.. 5.5 V

| \# | Parameter | Symbol | Limit Values |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | max |  |  |  |  |
| 1 | Supply Current | ISF 868 | 4.1 | 7.7 |  | $\mathrm{f}_{\mathrm{RF}}=868 \mathrm{MHz}$, FSK Mode <br> $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$, FSK Mode <br> $\mathrm{f}_{\mathrm{RF}}=868 \mathrm{MHz}$, ASK Mode <br> $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$, ASK Mode |  |  |
|  |  | ISF 434 | 3.9 | 7.5 | mA |  |  |  |
|  |  | ISA 868 | 3.4 | 7 | mA |  |  |  |
|  |  | ISA 434 | 3.2 | 6.8 | mA |  |  |  |
| 2 | Receiver Input Level ASK <br> FSK, frequ. dev. $\pm 50 \mathrm{kHz}$ | $\mathrm{RF}_{\text {in }}$ | $\begin{aligned} & -106 \\ & -100 \end{aligned}$ | $\begin{aligned} & -13 \\ & -13 \end{aligned}$ | dBm <br> dBm | @ source impedance $50 \Omega$, BER 2E-3, average power level, Manchester encoded datarate $4 \mathrm{kBit}, 280 \mathrm{kHz}$ IF Bandwidth | $\square$ |  |
|  |  |  |  |  |  |  |  |  |
| 3 | LNI Input Frequency | $\mathrm{f}_{\mathrm{RF}}$ | $400 /$ | $440 /$ | MHz |  |  |  |
| 4 | MI/X Input Frequency | $\mathrm{f}_{\mathrm{Ml}}$ | 400/ | 440/ | MHz |  |  |  |
|  |  |  | 810 | 870 |  |  |  |  |
| 5 | 3dB IF Frequency Range ASK |  |  |  | MHz |  | - |  |
|  |  | IF -3dB | $10.4$ | $\begin{aligned} & 23 \\ & 11 \end{aligned}$ |  |  |  |  |
| 6 | Powerdown Mode On | $\mathrm{PWDN}_{\text {ON }}$ | 0 | 0.8 | V |  |  |  |
| 7 | Powerdown Mode Off | PWDN ${ }_{\text {OFF }}$ | 2 | $\mathrm{V}_{\mathrm{S}}$ | V |  |  |  |
| 8 | Gain Control Voltage, LNA high gain state | $\mathrm{V}_{\text {THRES }}$ | 2.8 | $\mathrm{V}_{S}$ | V |  |  |  |
| 9 | Gain Control Voltage, LNA low gain state | $\mathrm{V}_{\text {THRES }}$ | 0 | 0.7 | V |  |  |  |

■ This value is guaranteed by design.

TDA 5210

### 5.1.3 AC/DC Characteristics at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$

AC/DC characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production. Currents flowing into the device are denoted as positive currents and vice versa.


Signal Input LNI (PIN 3), $\mathrm{V}_{\text {THRES }} \mathbf{>} \mathbf{2 . 8 V}$, high gain mode

| 1 | Average Power Level at $B E R=2 E-3$ <br> (Sensitivity) ASK | $\mathrm{RF}_{\text {in }}$ | -110 | dBm | Manchester encoded datarate 4kBit, 280kHz IF Bandwidth | $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Average Power Level at $B E R=2 E-3$ (Sensitivity) FSK | $R F_{\text {in }}$ | -103 | dBm | Manchester enc. datarate 4 kBit , 280kHz IF Bandw., $\pm 50 \mathrm{kHz}$ pk. dev. | $\square$ |
| 3 | Input impedance, $f_{\text {RF }}=434 \mathrm{MHz}$ | $\mathrm{S}_{11}$ LNA | 0.873 / -34.7 deg |  |  | ■ |
| 4 | Input impedance, $\mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | $\mathrm{S}_{11}$ LNA | 0.738/-73.5 deg |  |  | $\square$ |
| 5 | Input level @ 1dB compression | P1dB ${ }_{\text {LNA }}$ | -15 | dBm |  | $\square$ |
| 6 | Input $3^{\text {rd }}$ order intercept point $f_{\text {RF }}=434 \mathrm{MHz}$ | $1 \mathrm{IP} 3_{\text {LNA }}$ | -10 | dBm | matched input | $\square$ |
| 7 | Input $3^{\text {rd }}$ order intercept point $f_{\text {RF }}=869 \mathrm{MHz}$ | $1 I P 3$ LNA | -14 | dBm | matched input | $\square$ |

Table 5-3 AC/DC Characteristics with $\mathrm{T}_{\mathrm{A}} 25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Vcc}}=4.5 \ldots 5.5 \mathrm{~V}$ (continued)


Signal Output LNO (PIN 6), $\mathrm{V}_{\text {THRES }} \mathbf{> 2 . 8 V}$, high gain mode


## Signal Input LNI, $\mathrm{V}_{\text {THRES }}=$ GND, low gain mode

| 1 | Input impedance, $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{S}_{11}$ LNA | 0.873 / -34.7 deg |  |  | ■ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Input impedance, $f_{R F}=869 \mathrm{MHz}$ | $\mathrm{S}_{11}$ LNA | 0.738 / -73.5 deg |  |  | ■ |
| 3 | Input level @ 1dB C. P $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{P}^{1 d \mathrm{~d}}$ LNA | -18 | dBm | matched input | ■ |
| 4 | Input level @ 1dB C. P $\mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | P1dB ${ }_{\text {LNA }}$ | -6 | dBm | matched input | ■ |
| 5 | Input $3^{\text {rd }}$ order intercept point $f_{\text {RF }}=434 \mathrm{MHz}$ | IIP3 ${ }_{\text {LNA }}$ | -10 | dBm | matched input | ■ |
| 6 | Input $3^{\text {rd }}$ order intercept point $f_{\text {RF }}=869 \mathrm{MHz}$ | ${ }_{\text {IIP3 }}^{\text {LNA }}$ | -5 | dBm | matched input | ■ |

Signal Output LNO, $\mathrm{V}_{\text {THRES }}=$ GND, low gain mode

| 1 | Gain $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{S}_{21}$ LNA | $0.183 / 140.6$ deg |  | $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Gain $f_{R F}=869 \mathrm{MHz}$ | $\mathrm{S}_{21}$ LNA | 0.179 / 109.1deg |  | $\square$ |
| 3 | Output impedance, $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{S}_{22}$ LNA | 0.897 / -13.6 deg |  | $\square$ |
| 4 | Output impedance, $\mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | $\mathrm{S}_{22}$ LNA | 0.868 / -26.3 deg |  | ■ |
| 5 | Voltage Gain Antenna to $\mathrm{MI} \mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{G}_{\text {AntMI }}$ | 22 | dB |  |
| 6 | Voltage Gain Antenna to $\mathrm{Ml} \mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | $\mathrm{G}_{\text {AntMI }}$ | 19 | dB |  |

TDA 5210

|  | Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |  |  |
| Signal 3VOUT (PIN 24) |  |  |  |  |  |  |  |  |  |
| 1 | Output voltage | V ${ }_{\text {3VOUT }}$ | 2.9 | 3.1 | 3.3 | V | 3VOUT Pin open |  |  |
| 2 | Current out | I 3 VOUT | -3 | -5 | -10 | $\mu \mathrm{A}$ | see Section 4.1 |  |  |
| Signal THRES (PIN 23) |  |  |  |  |  |  |  |  |  |
| 1 | Input Voltage range | $\mathrm{V}_{\text {THRES }}$ | 0 |  | $\mathrm{V}_{\mathrm{S}}-1 \mathrm{~V}$ | V | see Section 4.1 |  |  |
| 2 | LNA low gain mode | $\mathrm{V}_{\text {THRES }}$ | 0 |  |  | V |  |  |  |
| 3 | LNA high gain mode | $\mathrm{V}_{\text {THRES }}$ | 2.8 | 3 | $\mathrm{V}_{\mathrm{S}}$ | V | or shorted to Pin 24 |  |  |
| 4 | Current in | $\mathrm{I}_{\text {THRES_in }}$ |  | 5 |  | nA |  |  |  |

Signal TAGC (PIN 4)

| 1 | Current out, <br> LNA low gain state | $\mathrm{I}_{\text {TAGC_out }}$ | -3.6 | -4.2 | -5 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| RSSI > $\mathrm{V}_{\text {THRES }}$ |  |  |  |  |  |  |
| 2 | Current in, LNA high <br> gain state | $\mathrm{V}_{\text {TAGC_in }}$ | 1 | 1.6 | 2.2 | $\mu \mathrm{~A}$ |

## MIXER

Signal Input MI/MIX (PINS 8/9)

| 1 | Input impedance, $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{S}_{11 \mathrm{MIX}}$ | 0.942 / -14.4 deg |  | $\square$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Input impedance, $\mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | $\mathrm{S}_{11 \mathrm{MIX}}$ | 0.918 / -28.1 deg |  | ■ |
| 3 | Input $3^{\text {rd }}$ order intercept point $f_{R F}=434 \mathrm{MHz}$ | ${ }^{\text {IIP3 }}{ }_{\text {MIX }}$ | -28 | dBm | ■ |
| 4 | Input $3^{\text {rd }}$ order intercept point $f_{R F}=869 \mathrm{MHz}$ | ${ }^{\text {IIP3 }} 3_{\text {MIX }}$ | -26 | dBm | ■ |

Signal Output IFO (PIN 12)

| 1 | Output impedance | $\mathrm{Z}_{\text {IFO }}$ | 330 | $\Omega$ |  |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 2 | Conversion Voltage <br> Gain $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | $\mathrm{G}_{\text {MIX }}$ | +19 | dB |  |
| 3 | Conversion Voltage <br> Gain $\mathrm{f}_{\mathrm{RF}}=869 \mathrm{MHz}$ | $\mathrm{G}_{\text {MIX }}$ | +18 | dB |  |

LIMITER
Signal Input LIM/X (PINS 17/18)

| 1 | Input Impedance | Z LIM | 264 | 330 | 396 | $\Omega$ | $\boxed{\square}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | RSSI dynamic range | DR $_{\text {RSSI }}$ | 60 |  | 80 | dB |  |
| 3 | RSSI linearity | LIN $_{\text {RSSI }}$ |  | $\pm 1$ |  | dB |  |
| 4 | Operating frequency <br> (3dB points) | $\mathrm{f}_{\text {LIM }}$ | 5 | 10.7 | 23 | MHz | $\square$ |

TDA 5210

| Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max |  |  |  |  |

DATA FILTER

| 1 | Useable bandwidth | BW ${ }_{\text {BB FILT }}$ |  | 100 | kHz |  | ■ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | RSSI Level at Data Filter Output SLP, $R F_{I N}=-103 d B m$ | RSSI ${ }_{\text {Iow }}$ | 0.3 | 1 | V | LNA in high gain mode |  |
| 3 | RSSI Level at Data Filter Output SLP, $R F_{I N}=-30 \mathrm{dBm}$ | RSSI ${ }_{\text {high }}$ | 1.8 | 3 | V | LNA in high gain mode |  |

Slicer, Signal Output DATA (PIN 25)

| 1 | Maximum Datarate | DR $\max$ |  |  | 100 | kBps | NRZ, 20pF capacitive loading | ■ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | LOW output voltage | V SLIC_L | 0 |  | 0.1 | V |  |  |
| 3 | HIGH output voltage | $\mathrm{V}_{\text {SLIC_H }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}^{-}} \\ & 1.3 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{S^{-1}} \mathrm{~V}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}^{-}} \\ & 0.7 \mathrm{~V} \end{aligned}$ | V |  |  |

## Slicer, Signal Output DATA (PIN 20)

| 1 | Precharge Current Out | IPCH_SLN | -100 | -220 | -300 | $\mu \mathrm{~A}$ | see Section 4.7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## PEAK DETECTOR

Signal Output PDO (PIN 26)

| 1 | Load current | $\mathrm{I}_{\text {load }}$ | -600 | -950 | -1300 | $\mu \mathrm{~A}$ |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Leakage current | $\mathrm{I}_{\text {leakage }}$ | 0 | 200 | 1000 | nA |  |

## CRYSTAL OSCILLATOR

Signals CRSTL1, CRSTL 2, (PINS 1/28)

| 1 | Operating frequency | ${ }^{\mathrm{f}} \mathrm{CRSTL}$ | 6 |  | 14 | MHz | fundamental mode, series resonance |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Input Impedance <br> @ ~6MHz | $\mathrm{Z}_{1-28}$ |  | $\begin{gathered} -825 \\ +j 695 \end{gathered}$ |  | $\Omega$ |  | $\square$ |
| 3 | Input Impedance <br> @ ~13MHz | $\mathrm{Z}_{1-28}$ |  | $\begin{gathered} \hline-600 \\ +j 1010 \end{gathered}$ |  | $\Omega$ |  | ■ |
| 4 | Serial Capacity @ ~6MHz | $\mathrm{C}_{\text {S } 6}=\mathrm{C} 1$ |  | 8.9 |  | pF |  |  |
| 5 | Serial Capacity <br> @ ~13MHz | $\mathrm{C}_{\text {S13 }}=\mathrm{C}$ |  | 5.9 |  | pF |  |  |

ASK/FSK Signal Switch
Signal MSEL (PIN 15)

| 1 | ASK Mode | $\mathrm{V}_{\text {MSEL }}$ | 1.4 | 4 | V | or open |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | FSK Mode | $\mathrm{V}_{\text {MSEL }}$ | 0 | 0.2 | V |  |


| Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min | typ | max |  |  |  |  |

FSK DEMODULATOR

| 1 | Demodulation Gain | GFMDEM | 85 | 140 | 225 | $\mu \mathrm{V} /$ <br> kHz |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| 2 | Useable IF Bandwidth | BW $_{\text {IFPLL }}$ | 10.2 | 10.7 | 11.2 | MHz |

## POWER DOWN MODE

Signal PDWN (PIN 27)

| 1 | Powerdown Mode On | PWDN $_{\text {ON }}$ | 0 |  | 0.8 | V |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | Powerdown Mode Off | PWDN $_{\text {Off }}$ | 2.8 |  | $\mathrm{~V}_{\mathrm{S}}$ | V |  |
| 3 | Input bias current <br> PDWN | $\mathrm{I}_{\text {PDWN }}$ |  | 19 |  | uA | Power On Mode |
| 4 | Start-up Time until valid <br> signal is detected at IF | $\mathrm{T}_{\text {SU }}$ |  |  | 1 | ms |  |

## VCO MULTIPLEXER

Signal FSEL (PIN 11)

| 1 | $\mathrm{f}_{\mathrm{RF}}$ range 434 MHz | $\mathrm{V}_{\text {FSEL }}$ | 1.4 |  | 4 | V |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| or open |  |  |  |  |  |  |
| 2 | $\mathrm{f}_{\mathrm{RF}}$ range 869 MHz | $\mathrm{V}_{\text {FSEL }}$ | 0 |  | 0.2 | V |
| 3 | Output bias current <br>  <br> FSEL | $\mathrm{I}_{\text {FSEL }}$ | -160 | -200 | -240 | $\mu \mathrm{~A}$ |

## PLL DIVIDER

| Signal CSEL (PIN 16) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | ${ }^{\text {f CRStL }}$ range $6 . x x \mathrm{MHz}$ | $\mathrm{V}_{\text {CSEL }}$ | 1.4 |  | 4 | V | or open |  |
| 2 | ${ }^{\mathrm{f}} \mathrm{CRSTL}$ range 13. xxMHz | $\mathrm{V}_{\text {CSEL }}$ | 0 |  | 0.2 | V |  |  |
| 3 | Input bias current CSEL | $\mathrm{I}_{\text {CSEL }}$ | -3 | -5 | -7 | $\mu \mathrm{A}$ | CSEL tied to GND |  |

TDA 5210

### 5.1.4 AC/DC Characteristics at $\mathrm{T}_{\mathrm{AMB}}=-40$ to $105^{\circ} \mathrm{C}$

Currents flowing into the device are denoted as positive currents and vice versa

|  | Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |  |  |
| Supply |  |  |  |  |  |  |  |  |  |
| Supply Current |  |  |  |  |  |  |  |  |  |
| 1 | Supply current, standby mode | IS PDWN |  | 50 | 400 | nA | Pin 27 (PDWN) open or tied to 0 V |  |  |
| 2 | Supply current, device operating in 868 MHz range, FSK mode | ISF 868 | 4.1 | 5.9 | 7.7 | mA | Pin 11 (FSEL) tied to GND, Pin 15 (MSEL) tied to GND |  |  |
| 3 | Supply current, device operating in 434 MHz range, FSK mode | ISF 434 | 3.9 | 5.7 | 7.5 | mA | Pin 11 (FSEL) open, Pin 15 (MSEL) tied to GND |  |  |
| 4 | Supply current, device operating in 868 MHz range, ASK mode | ISA 868 | 3.4 | 5.2 | 7 | mA | Pin 11 (FSEL) tied to GND, Pin 15 (MSEL) open |  |  |
| 5 | Supply current, device operating in 434 MHz range, ASK mode | ISA 434 | 3.2 | 5 | 6.8 | mA | Pin 11 (FSEL) open, Pin 15 (MSEL) open |  |  |

## Signal 3VOUT (PIN 24)

| 1 | Output voltage | $\mathrm{V}_{\text {3VOUT }}$ | 2.9 | 3.1 | 3.3 | V | 3VOUT Pin open |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| 2 | Current out | $\mathrm{I}_{\text {3VOUT }}$ | -3 | -5 | -10 | $\mu \mathrm{~A}$ | see Section 4.1 |

Signal THRES (PIN 23)

| 1 | Input Voltage range | $\mathrm{V}_{\text {THRES }}$ | 0 |  | $\mathrm{~V}_{\mathrm{S}}-1 \mathrm{~V}$ | V |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| see Section 4.1 |  |  |  |  |  |  |
| 2 | LNA low gain mode | $\mathrm{V}_{\text {THRES }}$ | 0 |  | 0.3 | V |
|  |  |  |  |  |  |  |
| 3 | LNA high gain mode | $\mathrm{V}_{\text {THRES }}$ | 3 |  | $\mathrm{~V}_{\mathrm{S}}$ | V |
| 4 | Current in | $\mathrm{I}_{\text {THRES_in }}$ |  | 5 |  | nA |

Signal TAGC (PIN 4)

| 1 | Current out, <br> LNA low gain state | $\mathrm{I}_{\text {TAGC_out }}$ | -1 | -4.2 | -8 | $\mu \mathrm{~A}$ |
| :--- | :--- | :--- | :---: | :---: | :---: | :--- |
| RSSI $>\mathrm{V}_{\text {THRES }}$ |  |  |  |  |  |  |
| 2 | Current in, LNA high <br> gain state | $\mathrm{V}_{\text {TAGC_in }}$ | 0.5 | 1.5 | 5 | $\mu \mathrm{~A}$ |

MIXER

| 1 | Conversion Voltage <br> Gain $f_{R F}=434 ~ M H z ~$ | $\mathrm{G}_{\mathrm{MIX}}$ | +19 | dB |
| :--- | :--- | :--- | :--- | :--- |
| 2 | Conversion Voltage <br> Gain $f_{R F}=869 \mathrm{MHz}$ | $\mathrm{G}_{\mathrm{MIX}}$ | +18 | dB |

## LIMITER

## Signal Input LIM/X (PINS 17/18)

| 1 | RSSI dynamic range | $\mathrm{DR}_{\mathrm{RSSI}}$ | 60 | 80 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: |

TDA 5210

|  | Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |  |  |
| DATA FILTER |  |  |  |  |  |  |  |  |  |
| 2 | RSSI Level at Data Filter Output SLP, $R F_{\text {IN }}=-103 \mathrm{dBm}$ | RSSI ${ }_{\text {low }}$ | 0.3 |  | 1 | V | LNA in high gain mode |  |  |
| 3 | RSSI Level at Data Filter Output SLP, $R F_{1 N}=-30 \mathrm{dBm}$ | RSSI ${ }_{\text {high }}$ | 1.8 |  | 3 | V | LNA in high gain mode |  |  |

Slicer, Signal Output DATA (PIN 25)

| 1 | Maximum Datarate | DR $_{\max }$ |  | 100 | kBps | NRZ, 20pF capaci- <br> tive loading |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| 2 | LOW output voltage | $\mathrm{V}_{\text {SLIC_L }}$ | 0 |  | 0.1 | V |  |
| 3 | HIGH output voltage | $\mathrm{V}_{\text {SLIC_H }}$ | $\mathrm{V}_{\mathrm{S}^{-}}$ | $\mathrm{V}_{\mathrm{S}^{-}} 1 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{S}^{-}}$ | V |  |
|  |  |  | 1.5 V |  | 0.5 V |  |  |

Slicer, Signal Output DATA (PIN 20)

| 1 | Precharge Current Out | $\mathrm{I}_{\mathrm{PCH}}$ SLN | -100 | -220 | -300 | $\mu \mathrm{~A}$ | see Section 4.7 |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| PEAK DETECTOR |  |  |  |  |  |  |  |
| Signal Output PDO (PIN 26) |  |  |  |  |  |  |  |
| 1 | Load current | $\mathrm{I}_{\text {load }}$ | -400 | -850 | -1400 | $\mu \mathrm{~A}$ |  |
| 2 | Leakage current | $\mathrm{I}_{\text {leakage }}$ | 0 | 700 | 2000 | nA |  |

## CRYSTAL OSCILLATOR

Signals CRSTL1, CRSTL 2, (PINS 1/28)

| 1 | Operating frequency | $\mathrm{f}_{\mathrm{CRSTL}}$ | 6 | 14 | MHz |
| :--- | :--- | :--- | :--- | :--- | :--- |
| fundamental mode, <br> series resonance |  |  |  |  |  |

ASK/FSK Signal Switch
Signal MSEL (PIN 15)

| 1 | ASK Mode | $\mathrm{V}_{\text {MSEL }}$ | 1.4 | 4 | V | or open |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | FSK Mode | $\mathrm{V}_{\text {MSEL }}$ | 0 | 0.2 | V |  |

FSK DEMODULATOR

| 1 | Demodulation Gain | G $_{\text {FMDEM }}$ | 105 | 140 | 245 | $\mu \mathrm{V} /$ <br> kHz |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 2 | Useable IF Bandwidth | BW $_{\text {IFPLL }}$ | 10.2 | 10.7 | 11.2 | MHz |

## POWER DOWN MODE

Signal PDWN (PIN 27)

| 1 | Powerdown Mode On | PWDN $_{\text {ON }}$ | 0 | 0.8 | V |
| :---: | :--- | :---: | :---: | :---: | :---: |
| 2 | Powerdown Mode Off | PWDN $_{\text {Off }}$ | 2.8 | $\mathrm{~V}_{\mathrm{S}}$ | V |
| 3 | Start-up Time until valid <br> signal is detected at IF | $\mathrm{T}_{\mathrm{SU}}$ |  | 1 | ms |


|  | Parameter | Symbol | Limit Values |  |  | Unit | Test Conditions | L | Item |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |  |  |  |
| VCO MULTIPLEXER |  |  |  |  |  |  |  |  |  |
| Signal FSEL (PIN 11) |  |  |  |  |  |  |  |  |  |
| 1 | $\mathrm{f}_{\mathrm{RF}}$ range 434 MHz | $\mathrm{V}_{\text {FSEL }}$ | 1.4 |  | 4 | V | or open |  |  |
| 2 | $\mathrm{f}_{\mathrm{RF}}$ range 869 MHz | $V_{\text {FSEL }}$ | 0 |  | 0.2 | V |  |  |  |
| 3 | Output bias current FSEL | $\mathrm{I}_{\text {FSEL }}$ | -110 | -200 | -340 | $\mu \mathrm{A}$ | FSEL tied to GND |  |  |
| PLL DIVIDER |  |  |  |  |  |  |  |  |  |
| Signal CSEL (PIN 16) |  |  |  |  |  |  |  |  |  |
| 1 | ${ }^{\mathrm{f}} \mathrm{CRSTL}$ range 6.xxMHz | $\mathrm{V}_{\text {CSEL }}$ | 1.4 |  | 4 | V | or open |  |  |
| 2 | $\mathrm{f}_{\mathrm{CRSTL}}$ range 13.xxMHz | $\mathrm{V}_{\text {CSEL }}$ | 0 |  | 0.2 | V |  |  |  |
| 3 | Input bias current CSEL | ICSEL | -3 | -5 | -7 | $\mu \mathrm{A}$ | CSEL tied to GND |  |  |

### 5.2 Test Circuit

The device performance parameters marked with $\square$ in Section 5.1.3 were measured on an Infineon evaluation board. This evaluation board can be obtained together with evaluation boards of the accompanying transmitter device TDA5100 in an evaluation kit that may be ordered on the INFINEON RKE Webpage www.infineon.com/rke. In case a matching codeword is received, decoded and accepted by the decoder the on-board LED will turn on. This signal is also accessible on a 2-pole pin connector and can be used for simple remote-control applications. More information on the kit is available on request.


Figure 5-1 Schematic of the Evaluation Board

TDA 5210

### 5.3 Test Board Layouts


tda5210_testboard_20_top.WMF
Figure 5-2 Top Side of the Evaluation Board

tda5210_testboard_20_bot.WMF
Figure 5-3 Bottom Side of the Evaluation Board


Figure 5-4 Component Placement on the Evaluation Board

### 5.4 Bill of Materials

The following components are necessary for evaluation of the TDA5210 without use of a Microchip HCS512 decoder.

Table 5-5 Bill of Materials

| Ref | Value | Specification |
| :---: | :---: | :---: |
| R1 | $100 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R2 | $100 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R3 | $820 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R4 | $240 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R5 | $360 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R6 | $10 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| L1 | $\begin{aligned} & 434 \mathrm{MHz}: 15 \mathrm{nH} \\ & 869 \mathrm{MHz}: 3.3 \mathrm{nH} \end{aligned}$ | Toko, PTL2012-F15N0G <br> Toko, PTL2012-F3N3C |
| L2 | $\begin{aligned} & 434 \mathrm{MHz}: 8.2 \mathrm{pF} \\ & 869 \mathrm{MHz}: 3.9 \mathrm{nH} \end{aligned}$ | 0805, COG, $\pm 0.1 \mathrm{pF}$ Toko, PTL2012-F3N9C |
| C1 | 1 pF | 0805, COG, $\pm 0.1 \mathrm{pF}$ |
| C2 | $\begin{aligned} & 434 \mathrm{MHz}: 4.7 \mathrm{pF} \\ & 869 \mathrm{MHz}: 3.9 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { 0805, COG, } \pm 0.1 \mathrm{pF} \\ & 0805, \mathrm{COG}, \pm 0.1 \mathrm{pF} \end{aligned}$ |
| C3 | $\begin{aligned} & 434 \mathrm{MHz}: 6.8 \mathrm{pF} \\ & 869 \mathrm{MHz}: 5.6 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { 0805, COG, } \pm 0.1 \mathrm{pF} \\ & 0805, \mathrm{COG}, \pm 0.1 \mathrm{pF} \end{aligned}$ |
| C4 | 100pF | 0805, COG, $\pm 5 \%$ |
| C5 | 47nF | 1206, X7R, $\pm 10 \%$ |
| C6 | $\begin{aligned} & 434 \mathrm{MHz}: 10 \mathrm{nH} \\ & 869 \mathrm{MHz}: 3.9 \mathrm{pF} \end{aligned}$ | $\begin{gathered} \text { Toko, PTL2012-F10N0G } \\ 0805, \mathrm{COG}, \pm 0.1 \mathrm{pF} \end{gathered}$ |
| C7 | 100pF | 0805, COG, $\pm 5 \%$ |
| C8 | $\begin{aligned} & 434 \mathrm{MHz}: 33 \mathrm{pF} \\ & 869 \mathrm{MHz}: 22 \mathrm{pF} \end{aligned}$ | $\begin{aligned} & \text { 0805, COG, } \pm 5 \% \\ & 0805, \mathrm{COG}, \pm 5 \% \end{aligned}$ |
| C9 | 100pF | 0805, COG, $\pm 5 \%$ |
| C10 | 10 nF | 0805, X7R, $\pm 10 \%$ |
| C11 | 10 nF | 0805, X7R, $\pm 10 \%$ |
| C12 | 220pF | 0805, COG, $\pm 5 \%$ |
| C13 | 47nF | 0805, X7R, $\pm 10 \%$ |
| C14 | 470pF | 0805, COG, $\pm 5 \%$ |
| C15 | 47nF | 0805, X7R, $\pm 5 \%$ |
| C16 | 8.2pF | 0805, COG, $\pm 0.1 \mathrm{pF}$ |
| C17 | 22pF | 0805, COG, $\pm 1 \%$ |
| C18 | 22 nF | 0805, X7R, $\pm 5 \%$ |
| Q1 | $\begin{gathered} \left(f_{R F}-10.7 M H z\right) / 32 \text { or } \\ \left(f_{R F}-10.7 M H z\right) / 64 \end{gathered}$ | HC49/U, fundamental mode, CL $=12 \mathrm{pF}$, e.g. 434.2MHz: Jauch Q 13,23437-S11-1323-12-10/20 e.g. 868.4MHz: Jauch Q 13,40155-S11-1323-12-10/20 |


| Q2 | SFE10.7MA5-A or <br> SKM107M1-A20-10 | Murata <br> Toko |
| :---: | :---: | :---: |
| X2, X3 | 142-0701-801 | Johnson |
| S1-S3, S6 <br> X1, X3 |  | 2-pole pin connector |
| S4 |  | 3-pole pin connector, or not equipped |
| IC1 | TDA 5210 | Infineon |

Please note that in case of operation at 434 MHz a capacitor has to be soldered in place L2 and an inductor in place C6.

The following components are necessary in addition to the above mentioned ones for evaluation of the TDA5210 in conjunction with a Microchip HCS512 decoder.

| Ref | Value | Specification |
| :---: | :---: | :---: |
| R7 | $100 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R8 | $10 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R9 | $100 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R10 | $22 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R11 | $100 \Omega$ | 0805, $\pm 5 \%$ |
| R12 | $100 \Omega$ | 0805, $\pm 5 \%$ |
| R13 | $100 \Omega$ | 0805, $\pm 5 \%$ |
| R14 | $100 \Omega$ | 0805, $\pm 5 \%$ |
| R21 | $22 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R22 | $10 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R23 | $22 \mathrm{k} \Omega$ | 0805, $\pm 5 \%$ |
| R24 | 820k $\Omega$ | 0805, $\pm 5 \%$ |
| R25 | $560 \Omega$ | 0805, $\pm 5 \%$ |
| C19 | 10pF | 0805, COG, $\pm 5 \%$ |
| C21 | 100nF | 1206, X7R, $\pm 10 \%$ |
| C22 | 100 nF | 1206, X7R, $\pm 10 \%$ |
| IC2 | HCS512 | Microchip |
| S5, X4-X9 |  | 2-pole pin connector |
| T1, T2 | BC 847B | Infineon |
| D1 | LS T670-JL | Infineon |

## List of Figures

Figure 2-1 P-TSSOP-28-1 package outlines ..... 2-3
Figure 3-1 IC Pin Configuration ..... 3-2
Figure 3-2 Main Block Diagram ..... 3-9
Figure 4-1 LNA Automatic Gain Control Circuitry ..... 4-2
Figure 4-2 RSSI Level and Permissive AGC Threshold Levels ..... 4-3
Figure 4-3 Data Filter Design ..... 4-4
Figure 4-4 Determination of Series Capacitance Value for the Quartz Oscillator ..... 4-5
Figure 4-5 Data Slicer Threshold Generation with External R-C Integrator ..... 4-7
Figure 4-6 Data Slicer Threshold Generation Utilising the Peak Detector ..... 4-7
Figure 4-7 ASK/FSK mode datapath ..... 4-8
Figure 4-8 Frequency characterstic in case of FSK mode ..... 4-9
Figure 4-9 Frequency charcteristic in case of ASK mode ..... 4-10
Figure 4-10 Principle of the precharge circuit ..... 4-11
Figure 4-11 Voltage appearing on C2 during precharging process ..... 4-12
Figure 4-12 Voltage transient on capacitor C attached to pin 20 ..... 4-13
Figure 5-1 Schematic of the Evaluation Board ..... 5-12
Figure 5-2 Top Side of the Evaluation Board ..... 5-13
Figure 5-3 Bottom Side of the Evaluation Board ..... 5-13
Figure 5-4 Component Placement on the Evaluation Board ..... 5-14

## List of Tables

Table 3-1 Pin Definition and Function ..... 3-3
Table 3-2 FSEL Pin Operating States ..... 3-10
Table 3-3 CSEL Pin Operating States ..... 3-11
Table 3-4 MSEL Pin Operating States ..... 3-12
Table 3-5 PDWN Pin Operating States ..... 3-13
Table 4-1 Dependence of PLL Overall Division Ratio on FSEL and CSEL ..... 4-6
Table 5-1 Absolute Maximum Ratings, Ambient temperature $\mathrm{T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C} \ldots+105^{\circ} \mathrm{C}$ ..... 5-2
Table 5-2 Operating Range, Ambient temperature $\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C} \ldots+105^{\circ} \mathrm{C}$ ..... 5-3
Table 5-3 AC/DC Characteristics with TA $25^{\circ} \mathrm{C}, \mathrm{VVCC}=4.5 \ldots 5.5 \mathrm{~V}$ ..... 5-4
Table 5-4 AC/DC Characteristics with $\mathrm{T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C} \ldots+105^{\circ} \mathrm{C}$, VVCC $=4.5 \ldots 5.5 \mathrm{~V}$ ..... 5-9
Table 5-5 Bill of Materials ..... 5-15
Table 5-6 Bill of Materials Addendum ..... 5-16

